A FAULT-TOLERANT SENSORLESS APPROACH IN FIVE-LEVEL PACKED U CELLS (PUC5) MULTILEVEL INVERTER, 1-9.

Dhananjay Kumar, Rajesh K. Nema, Sushma Gupta, and Niraj K. Dewangan∗

View Full Paper

References

  1. [1] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, Asurvey on neutral-point-clamped inverters, IEEE Transactionson Industrial Electronics, 57(7), 2009, 2219–2230.
  2. [2] K.K. Gupta, A. Ranjan, P. Bhatnagar, L.K. Sahu, and S. Jain,Multilevel inverter topologies with reduced device count: Areview, IEEE Transactions on Power Electronics, 31(1), 2015,135–151.
  3. [3] P.R. Bana, K.P. Panda, R.T. Naayagi, P. Siano, and G. Panda,Recently developed reduced switch multilevel inverter for re-newable energy integration and drives application: topologies,comprehensive analysis and comparative evaluation, IEEE Ac-cess 7, 2019, 54888–54909.
  4. [4] K. Al-Haddad, Y. Ounejjar, and L.A. Gregoire, Real-time im-plementation of model-predictive control on seven-level packedU-cell inverter, IEEE Transactions on Industrial Electronics,63(7), 2016, 4180–4186.
  5. [5] J.I. Metri, H. Vahedi, H.Y. Kanaan, and K. Al-Haddad, Real-time implementation of model-predictive control on seven-level packed U-cell inverter, IEEE Transactions on IndustrialElectronics, 63(7), 2016, 4180–4186.
  6. [6] H.Y. Kanaan and K. Al-Haddad, Multilevel switching mode op-eration of finite set model predictive control for grid-connectedpacked E-Cell (PEC) inverter, IEEE Transactions on IndustrialElectronics, 2020.
  7. [7] Y. Ounejjar, K. Al-Haddad, and L.A. Grgoire, Packed U cellsmultilevel converter topology: Theoretical study and experi-mental validation, IEEE Transactions on Industrial Electron-ics, 58(4), 2010, 1294–1306.
  8. [8] Y. Ounejjar, K. Al-Haddad, and L. A. Dessaint, A novelsix-band hysteresis control for the packed U cells seven-levelconverter: Experimental validation, IEEE Transactions onIndustrial Electronics, 59(10), 2011, 3808–3816.
  9. [9] J.I. Metri, H. Vahedi, H.Y. Kanaan, and K. Al-Haddad, Real-time implementation of model-predictive control on seven-level packed U-cell inverter, IEEE Transactions on IndustrialElectronics, 63(7), 2016, 4180–4186.
  10. [10] H. Vahedi, P.A. Labb, and K. Al-Haddad, Sensor-less five-level packed U-cell (PUC5) inverter operating in stand-aloneand grid-connected modes, IEEE Transactions on IndustrialInformatics, 12(1), 2015, 361–370.
  11. [11] M. Trabelsi, S. Bayhan, K.A. Ghazi, H. Abu-Rub, andL. Ben-Brahim, Finite-control-set model predictive con-trol for grid-connected packed-U-cells multilevel inverter,IEEE Transactions on Industrial Electronics, 63(11), 2016,7286–7295.
  12. [12] A. Sheir, M. Orabi, M.E. Ahmed, A. Iqbal, and M. Youssef,A high efficiency single-phase multilevel packed U cell inverterfor photovoltaic applications, in 2014 IEEE 36th InternationalTelecommunications Energy Conference (INTELEC) (IEEE,2014), 1–6.
  13. [13] H. Vahedi and K. Al-Haddad, Real-time implementation ofa seven-level packed U-cell inverter with a low-switching-frequency voltage regulator. IEEE Transactions on PowerElectronics, 31(8), 2015, 5967–5973.
  14. [14] Y. Ounejjar, K. Al-Haddad, and L.A. Dessaint, A novel six-band hysteresis control for the packed U cells seven-levelconverter: Experimental validation, IEEE Transactions onIndustrial Electronics, 59(10), 2011, 3808–3816.
  15. [15] Y. Ounejjar and K. Al-Haddad, A novel six-band hysteresiscontrol of the packed U cells seven-level converter, in 2010 IEEEInternational Symposium on Industrial Electronics (IEEE,2010), 3199–3204.
  16. [16] A. Chen, L. Hu, L. Chen, Y. Deng, and X. He, A multilevel con-verter topology with fault-tolerant ability, IEEE Transactionson Power Electronics, 20(2), 2005, 405–415.
  17. [17] J. Nicolas-Apruzzese, S. Busquets-Monge, J. Bordonau, S.Alepuz, and A. Calle-Prado, Analysis of the fault-tolerancecapacity of the multilevel active-clamped converter, IEEETransactions on Industrial Electronics, 60(11), 2012, 4773–4783.
  18. [18] K. Sivakumar, A fault-tolerant single-phase five-level inverterfor grid-independent PV systems, IEEE Transactions on In-dustrial Electronics, 62(12), 2015, 7569–7577.
  19. [19] S.P. Gautam, S. Gupta, and L. Kumar, Reliability improve-ment of transistor clamped H-bridge-based cascaded multilevelinverter, IET Power Electronics, 10(7), 2017, 770–781.
  20. [20] N.K. Dewangan, S. Gupta, and K.K. Gupta, Approach tosynthesis of fault tolerant reduced device count multilevelinverters (FT RDC MLIs), IET Power Electronics, 12(3),2018, 476–482.8

Important Links:

Go Back