FIVE-LEVEL CASCADED H-BRIDGE MLI USING NEW IN-PHASE DISPOSITION PWM TECHNIQUE FOR HARMONICS MITIGATION, 1-8.

Vishal Rathore and K. B. Yadav

References

  1. [1] G.K. Singh, Multi-phase induction machine drive research-Asurvey, Electric Power Systems Research, 61(2), 2002, 139–147.
  2. [2] J. Apsley, S. Williamson, A. Smith, and M. Barnes, Inductionmotor performance as a function of phase number, Proceed-ings of the Institution of Electrical Engineers-Electric PowerApplications, 153(6), 2006, 898–904.
  3. [3] J.S. Thongam, M. Tarbouchi, A. F. Okou, D. Bouchard, andR. Beguenane, Trends in naval ship propulsion drive motortechnology, Proc. IEEE Elect. Power Energy Conf., 21–23,2013, 1–5.
  4. [4] R.V. Nair, et al., Stacked multilevel inverter fed six phaseinduction motor with reduced DC link and lower voltage de-vices, IEEE International Conference on Industrial Technology(ICIT), 2017, 342–347.
  5. [5] H. Belkamel, et al., Novel three-phase asymmetrical cascadedmultilevel voltage source inverter, IET Power Electronics, 6(8),2013, 1696–1706.
  6. [6] D.Kumar, R. Akhil Raj, R.K. Nema, and S. Nema, A novelhigher level symmetrical and asymmetrical multilevel inverterfor solar energy environment, IETE Journal of Research, 2020,1–13.
  7. [7] K.A. Chinmaya and G.K. Singh, Experimental analysis ofvarious space vector pulse width modulation (SVPWM) tech-niques for dual three-phase induction motor drive, Interna-tional Transactions on Electrical Energy Systems, 29(1), 2019,e2678.
  8. [8] V. Rathore and K.B. Yadav, Analytical model based per-formance characteristics analysis of six-phase induction mo-tor, Proceedings of the International Conference on Ad-vances in Electronics, Electrical & Computational Intelligence(ICAEEC), 2019 Apr 14; Available at SSRN 3575381.
  9. [9] K. Deepa, et al., A study of comparative analysis of differentPWM techniques, International Conference On Smart Tech-nologies For Smart Nation (Smart. Tech. Con.) (Bangalore:IEEE, 2017), 1144–1149.
  10. [10] R.K. Ahuja and A. Kumar, MATLAB simulation and analysisof nine-level inverter using different schemes of sinusoidal PWM,International Journal of Innovative Research in Science, Engand Tech, 3(6), 2014, 13626–13633.
  11. [11] V. Rathore, K.B. Yadav, and S. Dhamudia, An imple-mentation of nine-level Hybrid Cascade Multi-level Inverter(HCMLI) using IPD-topology for harmonic reduction, in Na-noelectronics, Circuits and Communication Systems (2020),203–210.
  12. [12] J. Rodriguez, J.S. Lai, and F.Z. Peng, Multilevel inverters: Asurvey of topologies, controls, and applications, IEEE Trans-actions on Industrial Electronics, 49(4), 2002, 724–738.
  13. [13] M. Malinowski, K. Gopakumar, J. Rodriguez, and M.A. Perez,A survey on cascaded multilevel inverters, IEEE Transactionson Industrial Electronics, 57(7), 2009, 2197–2206.
  14. [14] Aldo Boglietti, et al., Efficiency analysis of PWM inverter fedthree-phase and dual three-phase high frequency induction ma-chines for low/medium power applications, IEEE Transactionson Industrial Electronics, 55(5), 2008, 2015–2023.
  15. [15] B. Lyas, et al., Multilevel SVM for six-phase multilevel invertersto drive dual stator induction machine, International Journalof Power and Energy Systems, 40(2), 2020.
  16. [16] O.E. Youssef, A new open-loop volts/Hertz control method forinduction motors, Twentieth International Middle East PowerSystems Conference (MEPCON) (IEEE, 2018), 266–270.
  17. [17] A. Elnady and M.S. Suleiman, Simulation and experimen-tal comparison between multilevel and conventional inverters,International Journal of Power and Energy Systems, 37(3),2017.
  18. [18] J. Tandekar, A. Ojha, and S. Jain, Five-level cascaded H-bridgeMLC-based shunt active power filter for active harmonicsmitigation in distributed network, Journal of Circuits, Systemsand Computers, 28(02), 2019, 1950035.
  19. [19] K. Janardhan, A. Mittal, and A. Ojha, A symmetrical mul-tilevel inverter topology with minimal switch count and totalharmonic distortion, Journal of Circuits, Systems and Com-puters, 29(11), 2019, 2050174.
  20. [20] V. Rathore and K.B. Yadav, Comparative efficiency analysisof five-level dual three-phase multilevel inverter fed six-phaseinduction motor drive, International Journal of NumericalModelling, 35(3), 2021, e2981.78
  21. [21] D. Kumar, R.K. Nema, and S. Gupta, Development of fault-tolerant reduced device version with switched-capacitor basedmultilevel inverter topologies, International Transactions onElectrical Energy Systems, 31(7), 2021, e12893.
  22. [22] A. Chen, L. Hu, L. Chen, Y. Deng, and X. He, A multilevel con-verter topology with fault-tolerant ability, IEEE Transactionson Power Electronics, 20(2), 2005, 405–415.
  23. [23] J. Nicolas-Apruzzese, S. Busquets-Monge, J. Bordonau, S.Alepuz, and A. Calle-Prado, Analysis of the fault-tolerancecapacity of the multilevel active-clamped converter, IEEETransactions on Industrial Electronics, 60(11), 2012, 4773–4783.
  24. [24] K. Sivakumar, A fault-tolerant single-phase five-level inverterfor grid-independent PV systems, IEEE Transactions on In-dustrial Electronics, 62(12), 2015, 7569–7577.
  25. [25] S.P. Gautam, S. Gupta, and L. Kumar, Reliability improve-ment of transistor clamped H-bridge-based cascaded multilevelinverter, IET Power Electronics, 10(7), 2017, 770–781.

Important Links:

Go Back